Simon Steely Madhumitra Sharma Stephen Van Doren

Low latency inter-reference ordering in a multiple processor system employing a multiple-level inter-node switch

PTO-2040 12/99

ISSUING CLASSIFICATION CROSS REFERENCE(S) **ORIGINAL** SUBCLASS (ONE SUBCLASS PER BLOCK) CLASS **CLASS SUBCLASS** INTERNATIONAL CLASSIFICATION Continued on Issue Slip Inside File Jacket

TERMINAL DISCLAIMER	DRAWINGS			CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.
☐ The term of this patent				NOTICE OF ALLOWANCE MAILED	
subsequent to (date)					
has been disclaimed.	(Assistant	Examiner)	(Date)		
The term of this patent shall					
not extend beyond the expiration date of U.S Patent. No			ISSUE FEE		
				Amount Due	Date Paid
		•			
	(Primary Examiner)		(Date)		<u> </u>
				ISSUE BA	TCH NUMBER
☐ The terminalmonths of	İ				•
this patent have been disclaimed.	l —————		- (Date)		
	(Legal Instruments Examiner)		(Date)	<u> </u>	
WARNING:					
The information disclosed herein may be re- Possession outside the U.S. Patent & Trader	stricted. Unauthorized mark Office is restricted	disclosure may be to authorized emp	prohibited by the loyees and contract	United States Code Title 3 ctors only.	5, Sections 122, 181 and 368

FILED WITH: DISK (CRF) FICHE CD-ROM

(Attached in pocket on right inside flap)

Form PTO-436A (Rev. 6/99)

(FACE)

Best Available Copy